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A systematic capacitance-voltage study has been performed on GaAs metal-oxide-semiconductor
MOS structures with atomic-layer-deposited HfO2/Al2O3 nanolaminates as gate dielectrics. A
HfO2/Al2O3 nanolaminate gate dielectric improves the GaAs MOS characteristics such as dielectric
constant, breakdown voltage, and frequency dispersion. A possible origin for the widely observed
larger frequency dispersion on n-type GaAs than p-type GaAs is discussed. Further experiments
show that the observed hysteresis is mainly from the mobile changes and traps induced by HfO2 in
bulk oxide instead of those at oxide/GaAs interface. © 2007 American Institute of Physics.
DOI: 10.1063/1.2798499
The main obstacle to implement III-V compound semi-
conductors as novel channel materials for ultimate comple-
mentary metal-oxide-semiconductor CMOS applications is
the lack of high-quality, thermodynamically stable insulators.
Although in situ molecular beam expitaxy MBE
Ga2O3Gd2O3 and ex situ atomic-layer-deposited ALD
Al2O3 show promising results,
1–6 a direct ALD HfO2, the
high-k dielectric for Si CMOS at 45 nm node and beyond
remains a challenge. Recently, Si Refs. 7 and 8 or AlN
Ref. 9 surface passivation before HfO2 deposition has been
reported. Though improved C-V characteristics have been
observed, these methods also have potential limitations. The
Si interfacial layer could alter the doping concentration
of the GaAs channel after subsequent high-temperature
T750 °C processing required for dopant activation and
degrade the channel mobility. The intrinsic thickness of an
AlN layer can increase the effective oxide thickness. In this
letter, we present a systematic interface study on ALD
HfO2/Al2O3 nanolaminate gate dielectric on n- and p-type
GaAs MOS devices, which combines the advantages of both
Al2O3 and HfO2. More importantly, three major issues on
compound semiconductor MOS C-V characterization, i.e.,
the “N-dispersion” phenomenon, inversion C-V, and the ori-
gin of hysteresis, are also insightfully discussed.
MOS capacitors were fabricated on both n- and p-type
GaAs 2-in. substrates with doping concentrations of 4–6
1017/cm3. After NH4OH based surface pretreatment,
10
8 nm ALD Al2O3/HfO2 nanolaminate was deposited at
300 °C using an ASM F-120 ALD module. The nanolami-
nate contains alternate Al2O3 1 cycle and HfO2 2 cycles
with Al2O3 as the beginning layer. The Al2O3 was deposited
using trimethyl aluminum and water, and HfO2 was depos-
ited using HfCl4 and water. For control samples, 8 nm ALD
pure HfO2 or pure Al2O3 was also deposited at the same
condition on GaAs substrates. Postdeposition annealing
PDA was then conducted at 500 °C by rapid thermal an-
nealing in N2 ambient for 15 s, followed by electron beam
evaporated Ni/Au metal as the gate electrodes. The leakage
current was measured using an HP4156A semiconductor pa-
rameter analyzer, and the capacitance was measured using an
HP4284A precision LCR meter with frequencies varying
from 1 KHz to 1 MHz. Similar experiments with NH42S
passivation were also performed. Negligible difference was
found on C-V results, compared to those from NH4OH
passivation.10 The NH4OH passivation has certain advan-
tages, viz., well understood chemical handling and a lack of
potential sulfur contamination for CMOS manufacture lines.
The C-V results presented in this letter are all obtained from
NH4OH pretreatment.
Figure 1a shows the gate leakage current density of
p-GaAs MOS capacitors with HfO2/Al2O3 nanolaminate,
HfO2 and Al2O3 gate dielectrics both after 500 °C PDA. The
HfO2/Al2O3 laminate dielectric films exhibit lower leakage
current and higher breakdown voltage than pure HfO2 films.
The gate leakage current density at 3 V gate bias is about
610−8 A/cm2 for nanolaminate MOS and 310−7
A/cm2 for pure HfO2 samples. Meanwhile, the breakdown
voltage is 6.1 V for nanolaminate samples, 3.8 V for pure
HfO2 samples, and 7.0 V for pure Al2O3 samples. This cor-
responds to maximum electric strength of 7.9 MV/cm for
nanolaminates, 5.0 MV/cm for HfO2, and 9.0 MV/cm for
Al2O3 after considering the difference between the metal
work function and Fermi level of p-GaAs. The larger leakage
current in HfO2 devices may be attributed to the creation of
more leakage paths around crystallized grains formed from/
within the amorphous films after high temperature
aAuthor to whom correspondence should be addressed. Electronic mail:
yep@purdue.edu
FIG. 1. a Leakage current density Jg A/cm2 vs gate bias Vg−VFB V on
HfO2/Al2O3 nanolaminate, pure HfO2, and pure Al2O3 MOS capacitors
after postdeposition annealing at 500 °C. b C-V characteristics of
HfO2/Al2O3 nanolaminate, pure HfO2, and pure Al2O3 MOS capacitors
before and after PDA process.
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annealing.11,12 The insertion of intermediate Al2O3 layers ef-
fectively suppresses further HfO2 crystallization and reduces
the leakage paths in HfO2. Figure 1b shows the C-V char-
acteristics of HfO2/Al2O3 and HfO2 metal-oxide-
semiconductor MOS capacitor MOSCAP before and after
PDA, as well as Al2O3 MOSCAP after PDA. The nanolami-
nate C-V shows significant enhancement after PDA. It has a
sharper transition from the depletion region to the accumu-
lation region than that obtained without annealing, indicating
the improved interface quality. Additionally, the accumula-
tion capacitance Cmax value is increased by 15% after
PDA and more than 50% higher than Al2O3 with the same
thickness. In contrast, HfO2 MOS samples do not show an
obvious difference before and after PDA. Notice that the
capacitance value of nanolaminate structure is only about
10% lower than HfO2, while the breakdown voltage is al-
most doubled. The dielectric constant of the nanolaminates is
12.5 deduced from the measured Cmax, calculated semicon-
ductor capacitance in GaAs, the area of the capacitor, and the
film thickness. The midgap interface trap density Dit is es-
timated to be around 21011/cm2 eV by the Terman
method.
The frequency dispersion on accumulation capacitance is
another important issue for high-k dielectrics on III-V. This
dispersion could be as large as 50% or more on n-GaAs in
the frequency ranging from 1 kHz to 1 MHz, which implies
high interface trap densities at the conduction band edge of
GaAs. Figure 2 summarizes the C-V characteristic measured
on 500 °C annealed nanolaminate samples in the frequency
range from 1 KHz up to 1 MHz. The frequency dispersion is
about 3% per decade at this frequency range on the p-type
GaAs substrate. Though the C-V curve still shows obvious
modulation up to 1 MHz, the frequency dispersion is much
more pronounced on the n-type GaAs substrate. This
N-dispersion phenomenon is widely observed in our experi-
ments with various oxides such as ALD Al2O3, HfO2, ZrO2,
Ga2O3, and their combinations. Interestingly, this effect
could also be found in literature without any special notice
on this phenomenon.13,14 In many cases, only C-V curves on
p-type GaAs are presented.10,15,16
Although GaAs MOS research started as early as in
1965 at the RCA laboratory,17 there are just a few reports in
literature addressing the fundamental surface chemistry and
physics on the difficult type of GaAs substrates.18–21 Pashley
et al. applied scanning tunnel microscopy to characterize the
electronic properties of MBE grown GaAs 001 surfaces
with 24 /c28 reconstructions in high vacuum and
found that Fermi level in p-GaAs is located near the valence
band edge, in contrast to the midgap Fermi-level pinning in
n-GaAs case due to the high density of acceptorlike kink
sites formed at the surface of n-GaAs.20 Other experiments
also indicate that p-GaAs has reduced surface state density,
compared to n-GaAs, even after being exposed to air.21 In
order to understand this N-dispersion phenomenon with the
current ex situ ALD process, we examine the composition of
native oxides on n-type GaAs and p-type GaAs substrates by
x-ray photoelectron spectroscopy XPS, as shown in Figs.
2c and 2d. The native oxide contributions to the Ga 2p3/2
and As 2p3/2 peaks, which are marked as Ga–O, As
5+–O,
and As3+–O, are higher in n-GaAs than those in p-GaAs.
Photochemical reactions on GaAs can explain why n-GaAs
are oxidized easier than p-type GaAs.21 For illuminated
n-GaAs, the reaction is GaAs+6e+↔Ga3++As3+, which
leads to photo-oxidation, i.e., Ga and As oxides and elemen-
tal As. In illuminated p-GaAs, the electron minority carriers
result in surface passivation and the reaction is GaAs
+3e−↔Ga+As3− and As3−+3H+↔AsH3↑, which leads to
preferential Ga oxide formation. Preferential Ga–O forma-
tion has also been previously reported in the case of O2
adsorption22 as well as NH4OH-treated surfaces.
23 Although
unpinning of the Fermi level of GaAs using ALD high-k
dielectric is mainly due to the appropriate surface
pretreatment3–5,10 and the ALD “self-cleaning” process,14,24
some may argue that a submonolayer amount of As–O spe-
cies based on the above surface chemistry might exhibit
more on n-GaAs than p-GaAs during the ex situ ALD pro-
cess. This leads to larger interface density states at the con-
duction band edge and larger frequency dispersion observed
on accumulation capacitance of n-GaAs.
According to the Shockley-Read-Hall statistics and the
low intrinsic carrier concentration ni of 106/cm3 in GaAs,
the expected ac frequency to observe inversion C-V in dark
and at room temperature is very low 0.002 Hz.25 Some
observed that the “inversion-like” C-V curves at a few hun-
dred hertz or up in GaAs could simply be due to the heavy-
metal i.e., Ni, Fe, Zn, etc. contaminated interface. The in-
version feature diminishes after appropriate surface cleaning
before dielectric deposition, i.e., HCl and H2O2 based clean-
ing. The condition for reliable quasistatic C-V measurements
with leakage current density of less than 10−8 A/cm2 is also
hard to fulfill on ultrathin high-k dielectrics. Three
approaches26 are recommended to study inversion C-V on
III-V in general: i inversion-type MOS field-effect transis-
tor with implanted source and drain, where minority carriers
could be low-injected into the surface channel, ii photoil-
lumination to increase the minority carrier concentration, and
iii elevated temperature to increase the recombination-
generation rates of minority carriers in GaAs. Figure 3 shows
C-V curves on p-GaAs and n-GaAs taken at temperatures
from 300 to 500 K. Depletion capacitances start to increase
as temperature goes up to 400 K with full inversion at
500 K. The results demonstrate that Fermi-level unpinning is
realized in these ALD nanolaminate GaAs MOS devices.
FIG. 2. C-V characteristics of HfO2/Al2O3 nanolaminate MOS capacitors
measured at different frequencies ranging from 1 KHz to 1 MHz on a
p-type GaAs substrate and b n-type GaAs substrate. The Ga 2p3/2 c and
As 2p3/2 d core level peaks were obtained from p-GaAs and n-GaAs with
native oxides. The contributions of Ga–O, As5+–O, and As3+–O were cal-
culated after curve fitting assuming Gaussian-Lorentzian line shape.
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The temperature dependence of accumulation capacitance is
explained by the so-called Goswami and Goswami’s
model.27 According to this model, the measured series ca-
pacitance Cs is given by the relationship of Cs=C
*
+1/ 2R2C* , where C* is the intrinsic capacitance. The
increase in capacitance with increasing temperature is pre-
dicted by this model, providing that the resistance of dielec-
tric R is thermally activated, with R=R0 expE /kT. Here,
R0 is a constant and E is the activation energy.
To further explore the influence of the presence of HfO2
in the gate dielectric stack, experiments with different start-
ing dielectric layers are conducted. The devices were fabri-
cated on the same GaAs substrates with 5 cycles of Al2O3 or
HfO2 as the starting layers followed by 8 nm Al2O3/HfO2 as
the whole gate dielectric stack. The Al2O3-starting and
HfO2-starting nanolaminate MOS devices have the same di-
electric thickness, as well as annealing conditions. The C-V
curves shown in Fig. 4a are surprisingly similar with neg-
ligible dependence on the starting layers. This demonstrates
that the significant hysteresis 0.3–0.4 V observed here are
mainly from the mobile charges and traps in bulk oxide in-
duced by HfO2 instead of those at oxide/GaAs interface. The
results are consistent with the general observation that Al2O3
films have much smaller hysteresis 0.1 V than HfO2
films 0.5–0.6 V and are roughly scaled with the film thick-
nesses. The above conclusion is also confirmed by XPS, as
shown in Figs. 4b and 4c. There is no observable differ-
ence on Al2O3-starting and HfO2-starting samples, though
Hf 4f and Al 2p not shown binding energy indicates a
consistent 0.1 eV chemical shift for the NH4OH treated
surface relative to the NH42S treated surface. The 2p sulfur
band is below the detection limit of XPS and may be sup-
pressed due to attenuation of the photoelectron by the over-
lying layer.
In summary, we have systematically studied interface
properties of ALD HfO2/Al2O3 nanolaminate dielectrics on
n- and p-type GaAs-MOS capacitors. A high dielectric con-
stant and electric field strength, as well as inversion C-V
characteristics at elevated temperatures is achieved by using
this nanolaminate gate stack. The observed hysteresis is de-
termined mainly from the mobile charges and traps in the
bulk oxide induced by HfO2 instead of those at oxide/GaAs
interface.
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FIG. 3. C-V characteristics of HfO2/Al2O3 nanolaminate MOS capacitors
measured at different temperatures ranging from room temperature to 500 K
on a p-type GaAs substrate and b n-type GaAs substrate.
FIG. 4. a 1 kHz bidirectional C-V characteristics of HfO2/Al2O3 nano-
laminate MOS capacitors on both n-GaAs and p-GaAs with different start-
ing layers. Curves with empty symbols are from HfO2-starting samples and
filled symbols are from Al2O3-starting laminate samples. No significant dif-
ference can be observed with different starting layers. HfO2-starting samples
have a little bit larger Cmax as expected. High-resolution XPS analysis of Hf
4f peak b binding energy and c intensity on 3 nm HfO2/Al2O3 with
NH4OH or NH42S different surface treatments and 5-cycle HfO2-starting
layer or Al2O3-starting layer.
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